AutoDSE: Enabling Software Programmers to Design Efficient FPGA Accelerators
نویسندگان
چکیده
Adopting FPGA as an accelerator in datacenters is becoming mainstream for customized computing, but the fact that FPGAs are hard to program creates a steep learning curve software programmers. Even with help of high-level synthesis (HLS) , designers still have manually perform code reconstruction and cumbersome parameter tuning achieve optimal performance. While many models been leveraged by existing work automate design efficient accelerators, unpredictability modern HLS tools becomes major obstacle them maintain high accuracy. To address this problem, we propose automated DSE framework— AutoDSE —that leverages bottleneck-guided coordinate optimizer systematically find better point. detects bottleneck each step focuses on high-impact parameters overcome it. The experimental results show able identify point achieves, geometric mean, 19.9× speedup over one CPU core MachSuite Rodinia benchmarks. Compared optimized vision kernels Xilinx Vitis libraries, can reduce their optimization pragmas 26.38× while achieving similar With less than pragma per average, making progress towards democratizing customizable computing enabling programmers accelerators.
منابع مشابه
The Platform Fpga: Enabling the Software Radio
FPGAs are increasingly being employed for building realtime signal processing systems. They have been used extensively for implementing the PHY in software radio architectures. This paper provides a technology and market perspective on the use FPGAs for signal processing and demonstrates FPGA DSP using an adaptive channel equalizer case study.
متن کاملAn Efficient LUT Design on FPGA for Memory-Based Multiplication
An efficient Lookup Table (LUT) design for memory-based multiplier is proposed. This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...
متن کاملSimplify Software Integration for FPGA Accelerators with OPAE
The rising scales of FPGA deployments especially in cloud environments scaling Acceleration as-a-Service or for datacenter-wide workload acceleration have created an urgent need for a unified and simple software interface to discover, access, and manage reconfigurable resources. Current system design methodologies either abstract FPGA access and resource management to provide a domain-specific ...
متن کاملHigh-Level Design of Portable and Scalable FPGA Accelerators
This paper presents our approach for making FPGA accelerators accessible to software (SW) programmers. It is intended as a starting point for collaborations with other groups pursuing similar objectives. We report on our current SAccO platform (Scalable Accelerator platform Osnabrück) [1], [2] and the planned project extending this platform. SAccO is used for accelerating parts of multi-process...
متن کاملHigh-Level Design Tools for FPGA-Based Combinatorial Accelerators
Analysis of different combinatorial search algorithms has shown that they have a set of distinctive features in common. The paper suggests a number of reusable blocks that support these features and provide high-level design of combinatorial accelerators.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Design Automation of Electronic Systems
سال: 2022
ISSN: ['1084-4309', '1557-7309']
DOI: https://doi.org/10.1145/3494534